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Abstract
We introduce PLC-automata as a new class of automata which are tailored to deal with
real-time properties of programmable logic controllers (PLCs). These devices are often used in
industrial practice to solve controlling problems. Nevertheless, PLC-automata are not restricted
to PLCs, but can be seen as a model for all polling systems. A semantics in an appropriate
real-time temporal logic (duration calculus) is given and an implementation schema that ts the
semantics is presented in a programming language for PLCs. A case study is used to demonstrate
the suitability of this approach. We dene several parallel composition operators, and present
an alternative semantics in terms of timed automata for which model-checkers are available.
c© 2001 Elsevier Science B.V. All rights reserved.
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1. Introduction
In this paper we propose a language to specify real-time systems that ts both the
needs of computer scientists and programmers of such systems. Formal specication and
verication of real-time systems that are used in practice depend on the communication
between the scientist who models the behaviour of the system by formal methods and
the programmer who is working in practice with it.
This language which we call \PLC-automata" is motivated by the experiences we
made in the UniForM-project [21] with an industrial partner. The aim of the project
is the development of real-time systems in a workbench using combinations of formal
methods. We present a formal semantics that allows formal reasoning and proving
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correctness using the duration calculus [33] as semantic basis. We also give an im-
plementation of such systems in a particular hardware called programmable logic con-
trollers (PLC).
These PLCs are very often used in practice to implement real-time systems. The
reason is that they provide both an automatic polling mechanism and convenient
methods to deal with time by explicit timers in their programming languages. Nev-
ertheless, every computer system can be used to implement the proposed language if
a comparable handling of time and an explicit polling is added.
Furthermore, the language can be regarded as a denition of a small but imple-
mentable subset of timed automata [2]. See Section 10 for details where this
formalism is used to dene an operational semantics for PLC-automata. The main
dierence between both approaches is the polling concept. Another dierence is that
PLC-automata assume an asynchronous way to react to inputs while timed automata
react synchronously to inputs.
2. The behaviour of programmable logic controllers
Programmable logic controllers (PLC) are often used in industry for solving tasks
calling for real-time problems like railway crossings, trac control, or production cells.
Due to this special application background PLCs have features for making the design
of time- and safety-critical systems easier:
 PLCs have input and output channels where sensors and actuators respectively can
be plugged in.
 They behave in a cyclic manner where every cycle consists of the following phases:
 Polling all inputs and storing the read values.
 Computing the new values for the outputs.
 Updating all outputs.
The repeated execution of this cycle is managed by the operating system. The
only part the programmer has to adapt is the computing phase. Thus, PLCs are
implemented polling machines realising the typical method of solving time-critical
problems in reality.
 Depending on the program and on the number of inputs and outputs there is an
upper time bound for a cycle that can be used to calculate the reaction time.
 Convenient standardised libraries are given to simplify the handling of time.
Although these characteristics are quite useful, PLC-programmers have to face the
following problem: If an input signal does not hold for at least the maximum amount
of time needed for a cycle, one cannot be sure that the PLC will ever read this signal.
This problem can be solved either by
 changing the sensors used in the setting or by
 using PLCs that are fast enough.
The decision in which way the problem should be solved depends on availability and
costs of both faster PLCs and sensors that assure longer lasting signals.
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Another important feature of PLCs is that they can be coupled: the output of one PLC
can be the input of another PLC. In fact, their operating systems do not dierentiate
between a sensor’s input and a PLC’s input and between an output to actuators or to
PLCs, respectively. Thus, the programmer is again obliged to consider how long an
output signal from one PLC will be held and how long it must be held to make sure
that it has been noticed by the other PLC. In physically distributed applications several
busses are in use to connect PLCs. They introduce delays which have to be considered
in the parallel composition of PLCs.
Note that these considerations are an advantage of using PLCs. They oblige the
programmer to check both the sensor and cycle time, which makes the assumptions
concerning the hardware explicit.
3. The denition of PLC-automata
In this section we propose a formalism which is designed for both the needs of com-
puter scientists and of engineers programming PLCs. Engineers, often being electrical
engineers, are used to develop PLC-programs in assembler-like languages or languages
that are closely related to circuit diagrams.
In the UniForM-project [21] we made the experience that automata-like pictures can
serve as a common basis for computer scientists and engineers because the engineers
gave them a semantics suitable to PLCs in an intuitive way. This was the motivation
for us to formalise these pictures and to dene a formal semantics for them in a suitable
temporal logic. On the one hand, this allows formal reasoning; on the other hand, this
respects the behaviour of PLCs and the intuitive semantics given by the programmers.
In a railway case study of the UniForM-project we are dealing with problems like
the following one:
Example 1. Consider a train detecting sensor that signals \tr" (train) if a train is
approaching and \no tr" (no train) if not. Unfortunately, the sensor can stutter for up
to 4 s after a train has passed the sensor. Assume that the temporal distance between
two subsequent trains is at least 6 s. Develop a system that lters the stuttering.
The automaton in Fig. 1 shows a PLC-Automaton representation of such a device.
The automaton consists of two states \N" and \T". It reacts on the lter’s input no tr or
tr accordingly. The behaviour of the PLC during a cycle is described by the transition
relation of the automaton. In Fig. 2 a run of a PLC is given according to the automaton
in Fig. 1. This automaton should behave as follows:
 It starts in state \N".
 If it is in state \N" and the input is \tr", it changes to state \T". Otherwise it
remains in \N".
 In \T" the automaton holds this state for 5 s. Afterwards it remains in this state
as long as polling the input yields a \tr". Otherwise it changes to state \N" and
continues as before.
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Fig. 1. Filtering device.
Fig. 2. Cyclic behaviour of a PLC.
Thus, counting the trains that have passed the sensor simply means to count the changes
from \N" to \T". The stuttering is ltered by ignoring the input for 5 s. Note that we
have to assume an upper bound for the cycle time in order to detect subsequent trains
correctly. A semantics of these automata should enable us to calculate this upper bound.
This sort of automaton and the informal description of its behaviour is a result of our
discussions with industrial experts.
A more sophisticated problem is:
Example 2. Consider the train detecting sensor given in Example 1 again, but now
let it be equipped with a watch dog that detects failures of the device by the signal
\Error". The task is now to lter the stuttering and to recognise such errors as soon
as possible.
We want to enhance the automaton of Fig. 1 in order to react on the \Error"
signal immediately. Therefore, an error state \X" (exception) is added to represent
this information (Fig. 3). The additional transitions are trivial: Whenever there is the
signal \Error" the automaton should change its state to \X". However, this automaton
does not solve Example 2. Consider the case when an \Error" occurs immediately
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Fig. 3. Filtering device with detection of errors.
Fig. 4. Filtering device with immediate detection of errors.
after a change from \N" to \T". In this case the automaton would not change to \X"
immediately because it is required to stay for at least 5 s in \T".
To solve this problem we introduce a set of inputs for each state of the automaton
for a special treatment: The informal meaning of a state equipped with a delay time
t and a set A of inputs is that inputs contained in A are ignored for the rst t s
staying in this state. Inputs outside A are never ignored, i.e. they force the automaton
to react immediately. Fig. 4 shows how this extension can be used to solve Example 2.
It behaves the same way as the automaton of Fig. 1 provided that no \Error" signal
occurs. If an \Error" occurs, the automaton of Fig. 4 changes to state \X" regardless
in which state it was before and how long it was there.
In summary, we dene an automaton-like structure extended by some components:
Denition 3. A tuple A=(Q;; ; q0; ; St ; Se; 
; !) is a PLC-automaton if
 Q is a nonempty, nite set of states,
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  is a nonempty, nite set of inputs,
  is a transition function of type Q!Q,
 q0 2Q is the initial state,
 >0 is the upper bound for a cycle.
 St is a function of type Q!R>0 assigning to each state q a delay time how long
the inputs contained in Se(q) should be ignored,
 Se is a function of type Q!P() assigning to each state q a set of delayed inputs
that cause no change of the state during the rst St(q) seconds the automaton stays
in this state,
 
 is a nonempty, nite set of outputs, and
 ! is an output function of type Q!
.
The additional components are needed to model PLC-behaviour and to enrich the
language for dealing with real-time aspects. The  represents the upper bound for a
cycle of a PLC and enables us to model this cycle in the semantics. The functions
St and Se attach to each state of A a delay time and a set of inputs. We want the
automaton to remain in state q for at least St(q) seconds (\t" stands for \time delay")
provided that only inputs in Se(q) are read (\e" stands for \expected inputs"). E.g. in
Fig. 4 we want the system to hold output \T" for at least 5 s provided that only inputs
in fno tr; trg are read. In other words, inputs in Se(q) are ignored for the rst St(q)
seconds.
An equivalent description is that the state q is held for St(q) seconds, but if during
this period an input in nSe(q) is read the automaton will react within one cycle. Note
that an input lasting only very shortly need not to be noticed. That means that an input
can either hold and be read (e.g. the second \no tr" in Fig. 2) or hold shortly and not
be read (e.g. the rst \tr" in Fig. 2).
PLC-automata look similar to timed automata [2] but the details are dierent. In our
approach we deal with reaction times; this is made precise in the semantics dened
in Section 5. In Section 10 we will give an alternative timed automaton semantics
for PLC-automata and in this semantics we have to make the asynchronous behaviour
of PLC-Automata and the reaction times explicit, because timed automata represent a
synchronous approach without reaction times.
4. The duration calculus
In this paper we use duration calculus (abbreviated DC), a dense time interval tem-
poral logic developed by Zhou Chaochen and others [33, 27, 16], as the predicate lan-
guage to describe properties of real-time systems. This choice is mostly motivated by
our previous experience and acquired uency in this logic, but also by the convenience
with which the interval and continuous time aspects of DC allow us to express and
reason about reaction times of components and durations of states.
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Fig. 5. The gas burner.
4.1. Motivation
We consider the gas burner case study of the ProCoS-project to illustrate the usage
of DC as high-level specication language. The gas burner [29] is triggered by a
thermostat; it can directly control a gas valve and monitor the ame (Fig. 5).
This physical system is modelled by three Boolean observables: \hr" (heatrequest)
represents the state of the thermostat, \" (ame) represents the presence of a ame
at the gas valve, \gas" represents the state of the gas valve. One of the top-level
requirements is that
in every period shorter than 30 s gas must not leak for more than 4 s.
This is expressed by the following DC-formula:
‘630)
Z
(gas ^ :)64

(1)
Here the
R
-operator accumulates all durations of leaks (modelled by the assertion
gas^:) over a given interval. Hence, (1) can be read as follows: For every interval
() of a length of at most 30 s (‘630) the sum of all leak durations within that
interval is at most 4 s (
R
(gas^:)64).
The
R
-operator is the main advantage of the DC because it allows to reason about
the sum of specic durations which is not possible in other real-time logics like TCTL
for timed automata [1]. With this operator it is not dicult to specify properties like
quasi-fairness or mutual exclusion of processes. For example, quasi-fairness of two
processes P1 and P2 which are to enter a critical section cs1 and cs2, is specied by
‘>10)

Z
(P1 = cs1)−
Z
(P2 = cs2)
6 ‘10

:
This formula forbids that one process occupies its critical section substantially longer
(i.e. 10%) than the other one during an interval of at least 10 s. It says that in every
interval () of at least 10 s (‘>10) the distance (j   − : : : j) between the occupation
times of P1 and P2 (
R
Pi= csi; i=1; 2) is at most ten percent of the time (6‘=10).
Mutual exclusion is simply specied byZ
(P1 = cs1 ^ P2 = cs2) = 0
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which means that the accumulated durations of the simultaneous occupations is 0. Note
that this formula means that P1 and P2 are in their critical section simultaneously for
at most nitely many points in every interval. Due to the integration nitely many
points do not play a role for the validity of a DC-formula.
4.2. Syntax
Formally, the syntax of duration calculus distinguishes terms, duration terms and
duration formulae. Terms  have a certain type and are built from time-dependent
observables obs like gas or , rigid variables x representing time-independent variables,
and are closed under typed operators op:
 ::= obs j x j op( )
where  is a vector of terms. Note that op include nullary operators, i.e., constants.
Terms of Boolean type are called state assertions. We use S; P and occasionally Q
for a typical state assertion.
Duration terms  are of type real but their values depend on a given time interval.
The simplest duration term is the symbol ‘ denoting the length of the given interval.
The name duration calculus stems from the fact that for each state assertion S there is
a duration term
R
S measuring the duration of S, i.e. the accumulated time S holds in
the given interval. Formally,
 ::= ‘

Z
S
 opreal( )
where opreal is an real-valued operator and  a vector of duration terms.
Duration formulae denote truth values depending on a given time interval. They are
built from relations rel applied to duration terms, and are closed under the chop oper-
ator (denoted by \;"), propositional connectives opBoole, and quantication Q2f8; 9 g
over rigid variables x. We use F for a typical duration formula:
F ::= rel( ) jF1;F2 j opBoole( F) jQ x:F
where F is a vector of duration formulae.
4.3. Semantics
The semantics of duration calculus is based on an interpretation I that assigns a
xed meaning to each observable, rigid variable and operator symbol of the language.
To an observable obs the interpretation I assigns a function
obsI : Time ! Dobs
with Time=R>0. This induces inductively the semantics of terms and hence state
assertions. For a state assertion S it is a function
SI : Time ! Bool
where Bool is identied with the set f0; 1g.
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The semantics of a duration term  is denoted by I() and yields a real value
depending on a given time interval [b; e] Time. In particular, ‘ denotes the length
of [b; e] and
R
S the duration of the state assertion S in [b; e] as given by the integral.
Formally,
I(‘)[b; e] = e − b;
I
Z
S

[b; e] =
Z e
b
SI(t) dt:
The semantics of a duration formula F denotes a truth value depending on I and a
given time interval [b; e]. We write I; [b; e] j= F if that truth value is true for I
and [b; e]. The denition is by induction on the structure of F . The cases of rela-
tions, propositional connectives and quantication are handled as usual. For example,
I; [b; e] j= R S6k if the duration R eb SI(t) dt is at most k. For F1;F2 (read as F1
chop F2) we dene I; [b; e] j= F1;F2 if the interval [b; e] can be \chopped" into two
subintervals [b; m] and [m; e] such that I; [b; m] j= F1 and I; [m; e] j= F2.
Since the initial values of observations are important in our application, we especially
consider time intervals starting at time 0 and dene: a duration formula F holds in an
interpretation I if I; [0; t] j= F for all t 2 Time. Formal requirements are specied by
a number of suitable duration formulae and considers all interpretations for which the
conjunction of the DC-formulae holds.
4.4. Abbreviations and precedence rules
Besides this basic syntax various abbreviations are usual in DC:
true : true df= ‘>0
false : false df= :true
point interval : de df= ‘=0
everywhere : dPe df=
Z
P= ‘ ^ ‘>0
somewhere : F df= true;F ; true
always : F df= : :F
Ft df= (F ^ ‘= t)
Ft df= (F ^ ‘  t) with  2f<;6;>;>g
The following so-called standard forms are often used because they are useful to
describe dynamic behaviour:
followed-by: F ! dPe df= :(F ; d:Pe)
timed leads-to: F t!dPe df= (Ft)! dPe
timed up-to: F 6t!dPe df= (F6t)! dPe
As before we have t 2 Time. Intuitively, F!dPe expresses the fact that whenever a
pattern given by a formula F is observed, then it will be \followed by" an interval
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Fig. 6. Example for \followed by".
Fig. 7. Example for \leads to".
in which P holds. Fig. 6 exhibits an interpretation for the boolean observables A; P
and Q. In this interpretation dAe!dPe is true because for every interval in which dAe
holds there is a immediately succeeding interval in which dPe is true. dAe!dQe is
not true: choosing the interval [t1; t2] there is no immediately succeeding interval in
which dQe holds.
In the \leads-to" form this pattern is required to have a length t (Fig. 7), and in
the \up-to" form the pattern is bounded by a length \up to" t. Note that the \leads-to"
does not simply say that whenever F holds then t time units later dPe holds; rather, a
stability of F for t time units is required before we can be sure that dPe holds. Fig. 7
demonstrates the meaning of t!. Above there are two phases where dAe is true and the
former phase lasts longer than t seconds. dAe t! dPe holds because for every interval
of length t in which dAe holds there is a succeeding interval in which dPe is true.
dAe t! dQe is not true: choosing the interval [t1; t2] there is no succeeding interval in
which dQe holds.
The \up-to" form is mainly used to specify certain stability conditions. For example
d:Pe; dPe 6t! dPe is an expression that is true i P is stable for at least t seconds
whenever P becomes true.
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To save parentheses the following precedence rules are used:
(1)
R
(2) real operators
(3) real predicates
(4) :; ; 
(5) ;
(6) ^ ; _
(7) ); ! ; 6t!; t!
(8) quantication
5. A duration calculus semantics for PLC-automata
In this section we dene the semantics of the PLC-automata proposed in Section 3
with DC-formulae. This enables us to prove real-time properties of such automata by
means of logical reasoning.
The semantics [[A]]DC of a PLC-automaton A=(Q;; ; q0; ; Se; St ; 
; !) is given
by the conjunction of the following predicates regarding the observables SA : Time!
Q; IA : Time!  and OA : Time! 
. First of all, the starting of the automaton in
the proper initial state is expressed by
de _ dq0e; true; (2)
where we use the convention that dq0e is an abbreviation of dSA= q0e. Next, we want
to describe the behaviour of the automaton in a state q. The cyclic behaviour of PLCs
has to be reected in the semantics to achieve a realistic modelling. One question the
semantics should answer is: When a state q is entered, what kind of input can inuence
the behaviour of the PLC? The answer to this question is:
 only the inputs after entering q and,
 only the inputs during the last cycle-time .
This is expressed by the following predicates where A ranges over all sets of inputs
with ; 6=A. In the formulae we use A as an abbreviation for IA 2A and (q; A)
for SA 2f(q; a) j a2Ag, respectively:
d:qe; dq ^ Ae ! dq _ (q; A)e (3)
dq ^ Ae !dq _ (q; A)e (4)
Statement (3) formalises the fact that after a change of the automaton’s state to q, only
the set of inputs A that is valid after the change can have an eect on the behaviour in
the future. Statement (4) represents the formalisation of the cyclic behaviour of PLCs.
A PLC reacts only to inputs that occurred during the last cycle. Preceding inputs are
forgotten and cannot inuence the behaviour of the PLC-automaton anymore.
The quantication over all nonempty subsets of the input alphabet was motivated
by the behaviour of the PLCs. The more we know about the inputs during the last
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Fig. 8.
cycle the more we know about the actions of the PLC. For example, it is necessary
that an input a is held for at least  seconds to assure that the PLC can only react
to this input. This is directly reected in the semantics as well. If there is an interval
of length , predicate (4) can be applied to this interval with A= fag. Consequently,
after this interval only transitions with label a are allowed.
Fig. 8 exhibits a possible history of the PLC-automaton in Fig. 4. The application
of statement (3) needs two time points. The rst point is a change to a state q of the
automaton. In Fig. 8 the system changes from T to N at time t0. The second time
point is later than the rst and requires the state to be constant between both time
points. Predicate (3) assures that after the second time point there is an interval in
which the state is either q or a state (q; a) where a is an input that was valid between
both time points.
Hence, the application of (3) to the history of Fig. 8 yields the following results: At
t1 the state can remain in N only. After t2, t3, and t4 one knows that only changes
to T are possible. At t5 and t6 no change is forbidden by (3).
For the application of (4) two time points are needed, too. The distance between
both points has to be  seconds and the state has to be constant in between. Due to (4)
we know again that after the second time point the state is either q or a state (q; a)
where a is an input that was valid between both time points.
The application of (4) to Fig. 8 now gives us the information that
 after t2 and t3 the state remains N or changes to T ,
 after t4 the state is not allowed to change, and
 after t5 and t6 changes to T are forbidden.
Note that (4) cannot be applied in such a way that we gain information at t1 because
the state changed in less than  seconds before t1.
For states without a stability requirement we expect a change to (q; a) in at most
2 seconds. For states with a stability requirement we expect this behaviour after the
required period of time. This leads us to additional statements in the semantics:
St(q) = 0 ^ q =2 (q; A))(dq ^ Ae ) ‘ < 2) (5)
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Fig. 9.
St(q)> 0 ^ q =2 (q; A))(dqeSt(q); dq ^ Ae ) ‘ < St(q) + 2) (6)
St(q) = 0 ^ q =2 (q; A)) d:qe; dq ^ Ae ! d:qe (7)
Statement (5) says that the automaton reacts in less than 2 seconds to inputs which
force a change if there is no stability required for q. Note that less than  seconds are
needed to nish the current cycle and  seconds are needed to react to this input in the
worst case. Formula (6) states this behaviour after St(q) seconds: if St(q) seconds have
elapsed the automaton reacts to inputs which force a change in less than 2 seconds.
In case we know that the automaton has just changed the state then we want to be
able to exploit the information that within the next  seconds another reaction to the
inputs in A has to occur. This is formalised by (7).
In Fig. 9 a history is given where these predicates can be used to get information
about the behaviour. Statement (5) requires an interval where the state q is constant
and no delay requirement is given, i.e. St(q)= 0. If within this interval only inputs
were valid which cause a state change, then (5) implies that the length of the interval
is shorter than 2. In the gure we can apply this formula to the interval [t0; t1] and
get the information that it cannot be longer than 2.
For the application of (6) we need an interval where the state is q (with St(q)> 0)
only and the length of the interval is longer than St(q) seconds. Thus, we can apply
this formula to the interval [t1; t3] because the state is T only and the length is longer
than 5 s. Since only inputs where true within [t2; t3] which force a state change, we
know by (6) that t3− t2< 2 has to hold.
For (7), an interval of length  seconds is required where the state is q (with
St(q)= 0) and that the state has just changed before the beginning of the interval. Then
we know that the state must change just after the interval again if there was no input
a during the interval with q= (q; a). The interval [t3; t4] fulls these requirements.
Hence, we know that after t4 the state has to change. Note that there is no restriction
given by (7) on which succeeding states are allowed. We apply (3) to get more
information.
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Fig. 10.
Next, we want to describe the automaton’s behaviour if it is in a state q where
a stability phase is required and the St(q) seconds have not elapsed. Then we want
to hold this state provided that during this phase only inputs in Se(q) are read. That
means inputs in Se(q) cannot cause a change of state during the rst St(q) seconds:
St(q)> 0) d:qe; dq^Ae
6St(q)−−!dq_ (q; AnSe(q))e (8)
However, we have to take into account the cyclic behaviour of the hardware again. In
particular, we should require that if q is left during the stability phase then there has
to be an input not contained in Se(q) at most  seconds ago:
St(q)> 0) d:qe; dqe; dq ^ Ae
6St(q)−−!dq _ (q; AnSe(q))e (9)
Fig. 10 presents a history of the PLC-automaton in Fig. 4 where (8) and (9) are applica-
ble. To apply these formulae we need a change of the state into q with St(q)> 0. This
happens at t0 where the automaton enters T with St(T )= 5.
Statement (8) is applicable to all time points t0 less than 5 s later than t0 where
the state was constant between [t0; t0]. The result of the application is that the state
remains in q after t0 or changes to a state (q; a) after t0 where a is an input that
has held somewhere between t0 and t0 and is not contained in Se(q). Thus, we can
apply (8) to all intervals of the form [t0; ti] with i2f1; : : : ; 7g. For 16i64 we get the
information that no change of the state after ti is allowed. If 56i67 only a change
to X is allowed after ti.
Formula (9) is applicable to all time points t0 less than 5 s later than t0 and more
than  later than t0. It requires the state to be constant between t0 and t0. The result of
the application is that the state remains in q after t0 or changes to a state (q; a) after t0
where a is an input that has held somewhere between t0{ and t0 and is not contained
in Se(q). Hence, we cannot apply (9) to the interval [t0; t1] since the dierence between
t0 and t1 is less than  seconds. For i2f2; : : : ; 7g the dierence is big enough and the
application yields the following: After t2, t3, t4, and t6 the state has to remain in T
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Fig. 11.
after the corresponding time point, and after t5 and t7 the state is allowed to remain
in T or to switch to X after the corresponding time point.
Furthermore, we know that the automaton reacts according to the input if there is a
set A that is valid for the last 2 seconds and disjoint from Se(q):
St(q)> 0 ^ A \ Se(q) = ; ^ q =2 (q; A))(dq ^ Ae ) ‘ < 2) (10)
St(q)> 0 ^ A \ Se(q) = ; ^ q =2 (q; A)) d:qe; dq ^ Ae ! d:qe (11)
Note that in contrast to (6) predicate (10) does not require that the delay time has
elapsed. We demonstrate the meaning of these formulae by the interpretations given in
Fig. 11. The application of (10) requires an interval where a state q has held and no
input contained in Se(q) or with a loop from q to q was valid. Then the interval has
to be shorter than 2. In the left diagram of Fig. 11 there is one interval where (10)
is applicable: [t2; t3]. Hence, we can derive t3− t2< 2.
To apply (11) one needs a time point t where the state changes to a state q with
St(q) > 0 and where the state remains in q for the next  seconds and no input in
Se(q) is valid in that phase. Then the state has to leave q at t+ . We can apply this to
the right diagram of Fig. 11, because at t4 the state changes to T and in the following
 seconds this state is held and the input is never no tr or tr. Hence, the state must
leave T at t5= t4 + . Note that (11) is not applicable to the interval [t0; t1] because
an input in Se(T ) was valid during that interval.
Formulae (3), (7){(9), and (11) require a change from d:qe to dqe to restrict
the possible behaviour. But for the initial state there is no change and therefore the
assertions are not applicable in this case. This can be expressed by ve corresponding
assertions suitable for the initial state; these are given in Appendix A.
Finally, the relation between the observables SA and OA is established by
 (dqe ) d!(q)e) (12)
This formula says that for each interval I6Time Time the observable OA is at time
point t 2 I equal to !(SA(t)) except for single points.
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6. Implementing PLC-automata on PLCs
In this section we want to describe how the PLC-automata can easily be imple-
mented in PLCs. To this end we use the standardised language \ST" (structured text
[19, 24, 20]) that provides all usual basic constructs of imperative languages and that is
used in practise for programming PLCs. We illustrate its usage by means of an exam-
ple. Let A=(Q;; ; q0; ; Se; St ; 
; !) be a PLC-Automaton. Without loss of generality,
we assume Q= f1; : : : ; ng, = f1; : : : ; mg, and q0 = 1. Then the behaviour of it can be
implemented by the ST -program in Fig. 12.
For all three cases it is shown what the PLC has to do. If St(q)= 0 for a state
q, it just has to poll the input and act accordingly ( state= i ). Otherwise it has
to call the timer with the corresponding time value St(q) ( state= k ). Setting
the parameter IN to TRUE makes the timer start running for PT seconds if it has not
started already. The next statement reads the output Q of the timer. The latter is TRUE
i the time since the starting of the timer has not exceeded PT. By negating this
output and storing the result in time up we have a ag that is true i the time is
up. Thus, the rst two statements for the case state=k in the listing start the timer
if needed and register whether the stability time is over or not. Now the PLC has
to check the input. If it is an input that is not in Se(k) (* u =2 Se(k) *) the PLC
changes the variable state accordingly and in the case of a state change stops the
timer by calling it with IN set to FALSE. Otherwise (* v2 Se(k) *) it does the
same provided that the time is over. Finally, the output is computed. This ST-program
is executed once in each cycle of the PLC. So it is the body of an implicit loop-forever
statement.
7. A progress theorem for PLC-automata
This section demonstrates one major advantage of using PLC-automata for specifying
controllers: the semantics given in Section 5 allow formal reasoning in DC leading to
exible theorems. Just to give an idea of what can be formally established we state
the following theorem and demonstrate its usefulness.
This theorem provides information on how long it takes at most to reach a certain
set of states. Often it is necessary that the controller enters a set of states 0 provided
that a special set A of inputs holds. E.g. we built the PLC-automaton in Fig. 4 such
that the set fX g of states is entered provided the set fErrorg of inputs holds. Usually,
the controller is therefore specied in such a way that it will reach 0 after several
transitions. Provided that 0 n(Q; A) for some n 2 N0 the theorem below estimates
the delay until 0 is reached in the worst case. That means that the theorem will give
us an upper time bound for the PLC-automaton in Fig. 4 to reach state \X" when
reading input \Error" because fX g= 1(fT; N; X g; fErrorg).
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VAR state : INT :=1;
timer : TP; (* Timer Type *)
time up : BOOL := FALSE;
END VAR
CASE state OF
...
i: (* state = i, no stability required *)
state:= (i,input);
(* end of state = i *)
...
k: (* state = k, stability required *)
timer(IN:=TRUE, PT:=t#St(k));
time up:=NOT timer.Q;
CASE input OF
...
u: (* u =2 Se(k) *)
state:= (k,u);
IF state < > k THEN
timer(IN:=FALSE, PT:=t#St(k));
END IF;
...
v: (* v2 Se(k) *)
IF time up THEN
state:= (k,v);
IF state < > k THEN
timer(IN:=FALSE, PT:=t#St(k));
END IF;
END IF;
...
END CASE;
(* end of state = k *)
...
END CASE;
output:= !(state);
Fig. 12. The ST-program.
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We denote by n(;A) the set of states that can be reached by n transitions with
an input in set A starting in a state contained in . This is inductively dened by
0(;A) df=
n+1(;A) df=f(q; a) j q 2 n(;A); a 2 Ag for all n 2 N0
Theorem 4. Let A = (Q;; ; q0; ; Se; St ; 
; !) be a PLC-automaton and let Q
and A with (;A): Then we have for all n 2 N0:
d ^ Ae cn!dn(;A)e (13)
with
cn
df= +max
8<
:
kX
i=1
s(i; A)

k6n^
91; : : : ; k 2 nn(;A):
816j < k: j+1 2 (j; A)
9=
; (14)
where
s(; A) df=
(
St() + 2 if St()> 0 ^ A \ Se() 6= ;
; otherwise
(15)
The proof of this theorem can be found in Appendix B. We can apply Theorem 4 to
the automaton in Fig. 4 and get, for example, the assertions below:
dfN; Tg ^ no tre 5+3! dNe
dfN; T; X g ^ Errore 2!dX e
dT ^ tre !dTe
The rst assertion can be gained from Theorem 4 by application with  = fN; Tg,
A= fno trg, and n=1. It states that if the PLC-automaton is not in state X and reads
just no tr-inputs then the system will be in state N in at most 5 + 3 seconds. The
second assertion is a result of the theorem with = fN; T; X g, A = fErrorg, and
n = 1. It says that the automaton will switch to state X whenever the input Error has
held for 2 seconds. The last assertion uses  = fTg, A = ftrg, and n = 0. It assures
that the PLC-automaton remains in T if during the last  seconds only the input tr
has held.
8. A case study
The following case study illustrates how fast and eciently real-time systems can
be specied and implemented by PLC-automata in comparison with the conventional
ProCoS-style. To this end we choose the gas burner case study of the ProCoS-project
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Fig. 13. The gas burner as PLC-automaton.
[6] introduced in Section 4. In the ProCoS-project this case-study was transformed
rst from Duration Calculus into a certain subset of Duration Calculus called Imple-
mentables. This yielded a specication of a controller using four states (id (\idle"), pg
(\purge"), ig (\ignite"), bn (\burn")) fullling the following assertions:
de _ dide; true (16)
dide ! did _ pge dpge ! dpg _ ige (17)
dige ! dig _ bne dbne ! dbn _ ide (18)
d:pge; dpge 630−!dpge d:ige; dige 61−!dige (19)
dpge 30+
0
−!d:pge dige 1+
0
−!d:ige (20)
d:ide; did ^ :hre ! dide d:bne; dbn ^ hr ^ e ! dbne (21)
did ^ hre 
0
!d:ide dbn ^ :hre 
0
!d:bne (22)
dbn ^ :e 
0
!d:bne (23)
The gas valve should be opened i the state is in fbn; igg.
In the ProCoS-project this specication was transformed via several steps and in-
terfacing languages to hardware [27, 30, 26]. Due to the special suitability of PLCs to
control real-time systems we need not perform these transformations here. It is suf-
cient to read the specication given above as a specication of a PLC-automaton,
which leads us to the PLC-automaton in Fig. 13.
The semantics of the PLC-automaton in this gure renes the specication given in
(16){(23) in the sense that the semantics of the PLC-automaton implies the specica-
tion logically. Table 1 shows which assertion of the semantics fulls the requirements
of the specication. The only assumption made is that for the cycle time  of the PLC-
automata the inequality 260 holds. This tells the implementor how fast the PLC has
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Table 1
Requirement Is rened by semantic clause
(16) (2)
(17){(18) (3) with A=
(19) (8) with A=
(20) (6) with A= and assuming that 26 0
(21) (3) with A= f:hrg resp. A= fhr ^ g
(22){(23) (5) with A= fhrg; f:hrg, or A= f:g
to cycle in the worst case. And this problem normally corresponds to the question:
\How much money do we have to spend for the hardware in order to guarantee that
the upper time bound is not violated?"
In [9, 11] the interested reader can nd an algorithm that generalises the result that
we can nd a PLC-automaton that renes the specication in terms of Implementables.
This algorithm synthesises a PLC-automaton from a specication using Implementables.
This algorithm works provided that the specication does not contain contradictory
constraints. Moreover, in [9, 11] it is shown that the algorithm produces correct results
in the sense that the semantics of the synthesised PLC-automaton renes the given
specication.
9. Parallelism and PLC-automata
In the previous sections we introduced a formalism that reects the intuition and daily
practice of engineers who implement real-time controllers. In this section we dene
dierent parallel composition operators for PLC-automata motivated by the dierent
manifestations of parallelism for PLCs. Roughly speaking, the parallel composition of
PLC-automata can be represented by the conjunction of the semantics of each PLC-
automata. But there are three phenomena which can change the character of the parallel
composition of PLC-automata (cf. Fig. 14):
Transmission: Depending on the transmission medium between two PLCs the
behaviour of both can vary. The media can introduce transmission delays or errors.
To get a provably correct system one has to model the actual transmission medium in
a semantically adequate manner.
Pipelining: The input of one PLC-automaton can be the output of another PLC-
automaton. If both automata are implemented on the same PLC, it is possible to de-
scribe the allowed behaviour in more detail.
Synchronisation: Suppose two PLC-automata implemented on the same PLC share
an input. Depending on the construction of both automata it may be possible that a
certain combination of states is not reachable due to the synchronisation on the shared
input. The semantics of the parallel composition should be strong enough to establish
such behaviour.
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Fig. 14. Parallel compositions of PLC-automata.
9.1. Transmission
We present a uniform approach to model transmission of information between dier-
ent PLCs. Basically, transmission between two PLC-automata is a relation between the
output-observable of the rst automaton and the input-observable of the second one.
We describe this relation by DC-formulae speaking about both observables.
Suppose that the output of PLC-automaton A is the input of PLC-automaton B via
the medium m. We denote this connection with the following symbol:
A
mB:
The semantics of A
mB is dened as follows:
<A
mB= df= <A=DC ^ <B=DC ^ <m=IBOA ;
where <m=IBOA denotes a relation between OA and IB.
Note that this denition of transmission is not very restrictive. It is possible to
interpret a PLC-automaton as a medium because it is a relation between its input and
output. Typically, we are interested in the delay time of the transmission when we deal
with real-time systems. Hence, we dene a standard medium sm that is parameterised
by the delay time t and dene a relation between the observables of type R, i.e.,
I;O : Time!R, as follows:
<sm(t)=OI
df= 8I : ; 6= I R) dI 2 Ie t!dO 2 Ie
^:(dI 2 Ie<t ; dO =2 Ie; true)
Informally speaking, the possible outputs of sm(t) at time t0 2 Time are the inputs that
were valid during ]max(0; t0− t); t0[. We use A
tB as an abbreviation for A sm(t) B.
9.2. Pipelining
Unlike transmission, pipelining assumes that we consider two PLC-automata that
are implemented on the same PLC. In principle, pipelining could be modelled as an
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\internal transmission" of data between the automata in the same way as in Section 9.1,
but we would loose information that results from the common implementation.
In the pipelining case we know that the result computed by the rst automaton during
a cycle is used in the same cycle by the second automaton as input. That means every
output of the rst automaton will be read by the second one. If both automata change
state in the same cycle, the external observer will notice these changes simultaneously.
To model this we have to use more than the two observables of the transmission case.
Hence, we are not able to express pipelining as a special case of transmission.
Transmission from a PLC-automaton A to automaton B requires the source-code of
both automata to be organised as follows:
 The declaration part has to contain uniquely named variables for both automata.
 The body of A has to precede the body of B.
 The output of A has to be a subset of the input of B.
 In the body of B the input-variable has to be replaced by the name of the output-
variable of A.
Because of the similarity of pipelining and transmission we use AB to denote a
pipelining from automaton A to B. The semantics of AB is given by
<A B= df= <A=DC ^ <B=DC ^ pipe(A;B);
where pipe(A;B) is the conjunction of the following formulae ranging over all states
q2QA and all q0 2QB and all sets A with ; 6=AA. Read  as min(A; B).
d:(q ^ q0)e; dq ^ q0 ^ Ae !
&
q ^ q0 _
_
a2A
A(q; a) ^ B(q0; !A(A(q; a))) (23a)
_
_
a2A\Se;A(q); St;A(q)>0
q ^ B(q0; !A(q)) (23b)
_
_
a2A; !A(A(q;a))2Se;B(q0); St;B(q0)>0
A(q; a)^q0
3
777(23c)
dq ^ q0 ^ Ae !
&
q ^ q0 _
_
a2A
A(q; a) ^ B(q0; !A(A(q; a))) (24a)
_
_
a2A\Se;A(q); St;A(q)>0
q ^ B(q0; !A(q)) (24b)
_
_
a2A; !A(A(q;a))2Se;B(q0); St;B(q0)>0
A(q; a)^ q0
3
777 (24c)
This pair is similar to (3) and (4) but they restrict the progress of both automata
involved. In (23a) and (24a) we allow simultaneous steps. In (23b) and (24b) we
allow a change of the second automaton without a change of the rst one provided
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that an input is read for which a delay is valid. Eqs. (23c) and (24c) allow steps of
the rst component without a change of the second one provided that the new state of
the rst one should be delayed.
Note that the formulae above allow nonsimultaneous steps even if the delay times
have elapsed. Hence, we need further formulae to disallow this kind of behaviour.
Suppose St;A(q)>0:
dqeSt;A(q)+2 ^ true;
 dq0 ^ A
_ d:q0e; dq0 ^ Ae

!
&
q ^ q0 _
_
a2A
A(q; a) ^ B(q0; !A(A(q; a))) (25a)
_
_
a2A; !A(A(q;a))2Se;B(q0); St;B(q0)>0
A(q; a)^ q0
3
777 (25b)
Note that the RHS of this formula consists of the combinations of states given in
(23a) and (23c). Similarly, the case of St;B(q0)>0:
dq0eSt;B(q0)+2 ^ true;
 dq ^ Ae
_ d:qe; dq ^ Ae

!
&
q ^ q0 _
_
a2A
A(q; a) ^ B(q0; !A(A(q; a))) (26a)
_
_
a2A\Se;A(q); St;A(q)>0
q ^ B(q0; !A(q))
3
777 (26b)
9.3. Synchronisation
In the case of automata that are implemented on the same PLC and share the input
we can benet from the knowledge that during each cycle the same input is read by
both automata. Thus it is often the case that certain combination of states are not
reachable in such a synchronised system. We enhance our semantics by predicates that
allow us to establish such phenomena.
To this end, we dene the semantics of two PLC-automata A and B which share
the input-observable I=IA=IB (in symbols: A k
I
B or simply AkB if I is clear)
in a similar way as before:
<A k
I
B
df= <A=DC ^ <B=DC ^ syn(A;B)
where syn(A;B) is the conjunction of the following formulae ranging over all states
q2QA and all q0 2QB and all nonempty sets A that are subsets of the range of I.
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Again, read  as min(A; B). Note that these formulae are dened in analogy to the
formulae for the semantics of pipelining:
d:(q ^ q0)e; dq ^ q0 ^ Ae!
&
q ^ q0 _
_
a2A
A(q; a) ^ B(q0; a)
_
_
a2A\Se;A(q); St;A(q)>0
q ^ B(q0; a)
_
_
a2A\Se;B(q0); St;B(q0)>0
A(q; a) ^ q0
3
777 (27)
dq ^ q0 ^ Ae !
&
q ^ q0 _
_
a2A
A(q; a) ^ B(q0; a)
_
_
a2A\Se;A(q); St;A(q)>0
q ^ B(q0; a)
_
_
a2A\Se;B(q0); St;B(q0)>0
A(q; a) ^ q0
3
777
If St;A(q)>0 holds we have:
dqeSt;A(q)+2 ^ true;
 dq0 ^ Ae
_ d:q0e; dq0 ^ Ae

!
2
666q ^ q0 _
_
a2A
A(q; a) ^ B(q0; a) _
_
a2A\Se;B(q0);St;B(q0)>0
(q; a) ^ q0
3
777
In the case of St;B(q0)> 0 we add:
dqeSt;B(q0)+2 ^ true;
 dq0 ^ Ae
_ d:qe; dq ^ Ae

!
2
666q ^ q0 _
_
a2A
A(q; a) ^ B(q0; a) _
_
a2A\Se;A(q);St;A(q)>0
q ^ B(q0; a)
3
777
9.4. Examples of parallel composition
In this subsection we present examples of the three parallel operators given before
and use of the additional semantics formulae for each case. Consider the gasburner in
Fig. 13 again. This automaton produces a boolean signal whether the gas valve should
be opened or not. Assume now that we have to produce an output not only for the
actuator of the gas valve but also for the ignition. To this end we change the automaton
of Fig. 13 in such a way that the internal state becomes the output. The result is given
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Fig. 15. Gasburner components with ignition.
in Fig. 15 by automaton A. Furthermore, we dene an automaton B that computes
the output gas i A outputs ig or bn and an automaton C that computes the output
ignition i A outputs ig.
Consider the system BkC. From a common implementation on one PLC we
expect that ignition only occurs simultaneously with gas. From the set of
DC-formulae of syn(B;C) we can use (27) with A= fid; pg; ig; bng to prove our ex-
pectation:
d:(v1 ^ i1)e; dv1 ^ i1e ! d(v1 ^ i1)e _ (v2 ^ i2)| {z }
ig
_ (v2 ^ i1)| {z }
bn
e
d:(v2 ^ i2)e; dv2 ^ i2e ! d(v2 ^ i2)e _ (v1 ^ i1)| {z }
id;pg
_ (v2 ^ i1)| {z }
bn
e
d:(v2 ^ i1)e; dv2 ^ i1e ! d(v2 ^ i1)e _ (v1 ^ i1)| {z }
id;pg
_ (v2 ^ i2)| {z }
ig
e
These formulae prove that the synchronised system will never enter the combination
v1^ i2 which corresponds due to (12) to ignition without gas. We start in v1^ i1. The
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rst formula says that the system can only switch to v2^ i1 or v2_ i2. Similarly, the
following formulae assure the exclusion of a change to the critical state.
If we implement A and B on the same PLC it is reasonable to implement A rst,
i.e. A B. If we analyse pipe(A;B) in the same way as syn(B;C) before we can
nd the following properties for the whole system:
d:(m1 ^ v1)e; dm1 ^ v1e ! d(m1 ^ v1) _ (m2 ^ v1)| {z }
hr
e
d:(m2 ^ v1)e; dm2 ^ v1e ! d(m2 ^ v1) _ (m3 ^ v2)| {z }
all
e
d:(m3 ^ v2)e; dm3 ^ v2e ! d(m3 ^ v2) _ (m4 ^ v2)| {z }
all
e
d:(m4 ^ v2)e; dm4 ^ v2e ! d(m4 ^ v2) _ (m1 ^ v1)| {z }
:_:hr
e
From these formulae we can conclude with some simple DC-arguments that v2 holds
i A is in m3 or m4. Due to the denition of the output of B we know that gas
holds i v2 is true. Hence, from the observer’s point of view the PLC-Automaton of
Fig. 13 and A B are equivalent.
Consider now a system in which A and B are implemented on distinct PLCs. We
assume that the transmission medium is the standard medium sm() with an arbitrary
>0. We are interested in the delay between the reactions of A and B that is intro-
duced by the transmission. Assume that the cycle time of B is B. By the semantics
of A
B we know that the following holds:
dOA 2 fid; pgge !dIB 2 fid; pgge
dOA 2 fig; bnge !dIB 2 fig; bnge
By Theorem 4 applied to B with all states and both sets of inputs above we get the
following assertions:
dSB 2 fv1;v2g ^IB 2 fid; pgge 2B!dv1e
dSB 2 fv1;v2g ^IB 2 fig; pgge 2B!dv2e
Note that SB 2fv1;v2g is equivalent to true. Because dP1e 1! dP2e and dP2e 2! dP3e
implies dP1e 1+2! dP3e we can summarise these to
dOA 2 fid; pgge +2B! dv1e
dOA 2 fig; bnge +2B! dv2e
That means that the worst-case delay of the gas signal is + 2B.
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10. A timed automaton approach
In the following, we give an operational semantics of a PLC-automaton in terms
of a set of timed traces accepted by a timed automaton. In [13, 14] it was proven
that the following semantics is stronger than the DC semantics given in Section 5 (and
equivalent to a slight extension of that semantics). For the denition of timed automata
the reader is referred to [2, 25].
Denition 5. Let A = (Q;; ; q0; ; St ; Se; 
; !) be a PLC-automaton. We dene
T(A) df= (S;X;L;E;I;P; ; S0) with
 S df= f0; 1; 2; 3g    Q as locations,
 X df= fx; y; zg as clocks,
 L df= [fpoll ; test; tickg as labels,
 The set of transitions E consists of the following transitions, for each i2f0; 1; 2; 3g,
a; b; c2, and q2Q,
(i; a; b; q)
c;true;fxg
−−−−! (i; c; b; q) if c 6= a (28)
(0; a; b; q)
poll;0<x^0<z;;−−−−−−−−! (1; a; a; q) (29)
(1; a; b; q)
test;y6St(q);;−−−−−−! (2; a; b; q) if St(q)> 0 ^ b 2 Se(q) (30)
(1; a; b; q)
test;y>St(q);;−−−−−−! (3; a; b; q) if St(q)> 0 ^ b 2 Se(q) (31)
(1; a; b; q)
test;true;;−−−−! (3; a; b; q) if St(q) = 0 _ b 62 Se(q) (32)
(2; a; b; q)
tick;true;fzg
−−−−−! (0; a; b; q) (33)
(3; a; b; q)
tick;true;fzg
−−−−−! (0; a; b; (q; b)) if q = (q; b) (34)
(3; a; b; q)
tick;true;fy;zg
−−−−−−! (0; a; b; (q; b)) if q 6= (q; b) (35)
 I(s) df= z6 as invariant for each location s2S,
 P = [Q[
 is the set of propositions,
 (i; a; b; q) df= a^ q^!(q) as propositions for each location (i; a; b; q)2S, and
 S0 df= f(0; a; b; q0) j a; b2g as set of initial locations.
The set of locations 1 of T(A) (refer to Denition 5) consists of four dimensions.
The rst part (\program counter") with range f0; 1; 2; 3g describes the internal status of
the polling system. \0" denotes the rst part of the cycle. The polling has not occurred
yet. \1" denotes that the polling has happened in the current cycle. The check whether
1 Note that \locations" refers to the timed automaton and \states" to the PLC-automaton.
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to react has not occurred yet. \2" denotes that polling and testing have happened. The
system decided not to react to the input. \3" denotes that polling and testing have
happened. The system decided to react to the input. The second component of the
locations denotes the latest input event while the third component contains the latest
polled input. The last component represents the current state of the PLC-automaton.
There are three clocks in use: Clock x measures how long the latest input is valid,
clock y measures how long the current state is valid, and clock z measures the time
of the current cycle. Transitions that change the rst component of the locations are
labelled with poll, test, and tick. The remaining transitions (28) are labelled with
inputs and are not restricted anyhow. They change the second component which repre-
sents the latest input-event. The third component decribes the input which is polled by
the system. The polling has to happen after an amount of time since the beginning
of the cycle. To this end the clock z is used. This clock denotes the elapsed time
for the current cycle. Hence, the polling transition (29) is labelled with the condition
z>0. Furthermore, it is not allowed to poll an input at the same time point where
it gets valid. Hence, we introduced the clock x denoting the time since the last input
is valid and restricted the poll-event with x>0. Otherwise the system could react to
input that was valid only for a point of time. After the polling the testing has to occur
(30){(32). These transitions reect the decision of the system whether to react to the
polled b input or not. It depends on the denitions of Se, St , and the value of the y-
clock which denotes the time how long the current state q is valid. It can only decide
to ignore the input when b2 Se(q) and St(q)>0 are true (30) and moreover the delay
time has not elapsed: y6St(q). Finally, the tick-events nish the cycle (33){(35).
Depending on the previous decision by the test-event the state may change or not. All
necessary clocks are reset. Due to the invariants z6 for all locations we know that a
cycle consisting of a poll- , a test- , and a tick-event has to happen within  seconds
because only the tick-event resets z.
11. Concluding remarks
Tool support is indispensible for the development of correct software. In [31, 32]
the reader can nd the description of a tool supporting software development with
PLC-automata. It allows to edit PLC-automata with hierarchical extensions as dened
in [15], i.e. PLC-automata with mechanisms to structure a design in a way similar
to StateCharts [17, 18]. With this tool the user can build networks of PLC-automata,
simulate these networks, perform some static timing analysis, and translate them into
input for the Model-Checkers Uppaal [4] and Kronos [7]. Furthermore, we look for
systematic ways to develop PLC-Automata from specications. A rst result of this
research is presented in [9, 11], where a synthesis algorithm is presented for the subset
of DC-formulae called Implementables (cf. Section 8).
We made also comprehensive case studies to evaluate our approach: Academic
case studies like the gas burner (Section 8), the Production Cell [23, 22], and the
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audio-protocol [5] as well as case studies of industrial complexity like a redesign of a
trac control system for tramways with complicated driving rules which was originally
provided by the industrial partner of the UniForM-project.
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Appendix A. Additional semantics formulae for the start
In Section 5 we presented the duration calculus semantics for a PLC-automaton.
Some of the formulae given there require a change of state to restrict the behaviour
of the system. Hence, they are not applicable for the initial state in the initial phase.
Nevertheless, we expect the system to behave as if there had been a change of state. To
formalise this expectation we add the following constraints which restrict only the start
of the system. Each of them correspond to a formula in Section 5 which is expressed
by the enumeration:
(30) :(dq0 ^ Ae; d:(q0 _ (q0; A))e; true)
(70) St(q0) = 0 ^ q0 =2 (q0; A)) :(dq0 ^ Ae; dq0e; true)
(80) St(q0)> 0) :(dq0 ^ Ae<St(q0); d:(q0 _ (q0; AnSe(q0)))e; true)
(90) St(q0)> 0) :((dq0e; dq0 ^ Ae)<St(q0); d:(q0 _ (q0; AnSe(q0)))e; true)
(110) St(q0)> 0 ^ A \ Se(q0) = ; ^ q0 =2 (q0; A)) :(dq0 ^ Ae; dq0e; true)
Appendix B. Proof of Theorem 4
Proof. The proof is by contradiction. We use the following properties which are easy
to prove with (;A):
8k; j 2 N0: k+j(;A) k(;A)
Assume the negation of (13):
:(d ^ Ae cn!dn(;A)e)
,:(:(true; d ^ Aecn ; d:n(;A)e; true))
, true; d ^ Aecn ; d:n(;A)e; true
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Due to the nite variability of S we can split the second interval into nitely many
subintervals where only one state in  occurs.
)9m 2 N0; 0; : : : ; m 2 : 806i < m: i 6= i+1
^true; (dAecn ^ d0e; : : : ; dme); d:n(;A)e; true
Applying (3) to i with i=1; : : : ; m−1 and expanding the abbreviations yields :(true;
d:ie; di ^Ae; d:(i _ (i; A))e; true). That means, if only inputs in A could be read
since the change to state i the state can change only to a state contained in (i; A).
Hence, i+1 2 (i; A) holds.
)9m 2 N0; 0; : : : ; m 2 : 806i < m: i 6= i+1
^true; (dAecn ^ d0e; : : : ; dme); d:n(;A)e; true
^8i 2 f2; : : : ; mg: i 2 i−1(1; A)
If m > 0 we can apply the same argument to get m =2 n(;A): Assume that m 2 n
(;A) holds. From (3) we can conclude that after the dme-phase only states in
  df= (m; A)[fmg are allowed. With the assumption and (;A) it is the
case that   n(;A) which contradicts the requirement that after the dme-phase a
d:n(;A)e-phase follows. In the case of m=0 we can use (4) to get the same result
because from (14) we know that cn>. Hence, we get
)9m 2 N0; 0; : : : ; m 2 : 806i < m: i 6= i+1
^ true; (dAecn ^ d0e; : : : ; dme); d:n(;A)e; true
^ m =2 n(;A) ^ 8i 2 f2; : : : ; mg: i 2 i−1(1; A)
Because of (;A) it is not possible that i 2 (i; A) holds for an i2f1; : : : ; mg.
Otherwise this would contradict m =2 n(;A). Furthermore, m6n must hold: If m>n
we have m 2 m−1(1; A) which implies m 2 n(;A).
)9m 2 f0; : : : ; ng; 0; : : : ; m 2 : 806i < m: i 6= i+1
^ true; (dAecn ^ d0e; : : : ; dme); d:n(;A)e; true
^ m =2 n(;A)^8i 2 f2; : : : ; mg: i 2 i−1(1; A)
^ 8i 2 f1; : : : ; mg: i =2 (i; A)
We are now able to derive upper time bounds for the die-intervals with i>1. If
St(i)= 0 or St(i)> 0^A\ Se(i)= ; we can use (7) and (11) resp. which give us
the bound of  seconds. In the case of St(i) > 0^A\ Se(i) 6= ; we get the bound
St(i) + 2 by (6). Thus we have the following:
)9m 2 f0; : : : ; ng; 0; : : : ; m 2 : 806i < m: i 6= i+1
^ true; (dAecn ^ d0e; d1e6s(1 ; A); : : : ; dme6s(m; A));
d:n(;A)e; true
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^ m =2 n(;A) ^ 8i 2 f2; : : : ; mg: i 2 i−1(1; A)
^ 8i 2 f1; : : : ; mg: i =2 (i; A)
Let us now consider two cases: either the length of the d0e-interval is less than  or
not:
)9m 2 f0; : : : ; ng; 0; : : : ; m 2 : 806i < m: i 6= i+1
^ true; (dAecn ^ d0e<; d1e6s(1 ; A); : : : ; dme6s(m; A));
d:n(;A)e; true
^ m =2 n(;A) ^ 8i 2 f2; : : : ; mg: i 2 i−1(1; A)
^ 8i 2 f1; : : : ; mg: i =2 (i; A)
_ 9m 2 f0; : : : ; ng; 0; : : : ; m 2 : 806i < m: i 6= i+1
^ true; (dAecn ^ d0e>; d1e6s(1 ; A); : : : ; dme6s(m; A));
d:n(;A)e; true
^ m =2 n(;A) ^ 8i 2 f2; : : : ; mg: i 2 i−1(1; A)
^ 8i 2 f1; : : : ; mg: i =2 (i; A)
The rst case is a contradiction because cn is the length of the dAe-interval and the
accumulated upper time bounds for the die require a length less than
+
mX
i=1
s(i; A):
Due to the denition of cn both cannot hold. In the second case we know from (4) that
1 2 (0; A). Hence, m= n is not possible due to m 2 m−1(1; A), thus m 2 m(0; A)
but m =2 n(;A).
) false
_ 9m 2 f0; : : : ; n− 1g; 0; : : : ; m 2 : 806i < m: i 6= i+1
^ true; (dAecn ^ d0e>; d1e6s(1 ; A); : : : ; dme6s(m; A));
d:n(;A)e; true
^ m =2 n(;A) ^ 8i 2 f1; : : : mg: i 2 i(0; A)
^ 8i 2 f0; : : : ; mg: i =2 (i; A)
We derive upper time bounds for the d0e-interval. If St(0)= 0 or St(0)> 0^A\ Se
(0)= ; we can use (5) and (10) resp. giving us the bound of < 2 seconds. In the
case of St(0)> 0^A\ Se(0) 6= ; we get the bound < St(0)+2 by (6) which can
be weakened to < s(0; A) + . Thus we have the following:
)9m 2 f0; : : : ; n− 1g; 0; : : : ; m 2 : 806i < m: i 6= i+1
^ true; (dAecn ^ d0e<s(0 ; A)+; d1e6s(1 ; A); : : : ; dme6s(m; A));
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d:n(;A)e; true
^ m =2 n(;A) ^ 8i 2 f1; : : : ; mg: i 2 i(0; A)
^ 8i 2 f0; : : : ; mg: i =2 (i; A)
This is a contradiction as in the previous case, because the accumulated upper time
bounds for the die require a length less than
+
mX
i=0
s(i; A):
Due to the denition of cn this is not possible.
) false
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